![Technique for measuring the residual strain in strained Si/SiGe MOSFET structures using Raman spectroscopy Technique for measuring the residual strain in strained Si/SiGe MOSFET structures using Raman spectroscopy](https://www.degruyter.com/document/doi/10.3139/ijmr-2004-0072/asset/graphic/j_ijmr-2004-0072_fig_001.jpg)
Technique for measuring the residual strain in strained Si/SiGe MOSFET structures using Raman spectroscopy
![Development of Tri‐Layered s‐Si/s‐SiGe/s‐Si Channel Heterostructure‐on‐Insulator MOSFET for Enhanced Drive Current - Khiangte - 2018 - physica status solidi (b) - Wiley Online Library Development of Tri‐Layered s‐Si/s‐SiGe/s‐Si Channel Heterostructure‐on‐Insulator MOSFET for Enhanced Drive Current - Khiangte - 2018 - physica status solidi (b) - Wiley Online Library](https://onlinelibrary.wiley.com/cms/asset/f37f8278-c7e9-4fce-88fa-65073e0b4e36/pssb201800034-fig-0002-m.jpg)
Development of Tri‐Layered s‐Si/s‐SiGe/s‐Si Channel Heterostructure‐on‐Insulator MOSFET for Enhanced Drive Current - Khiangte - 2018 - physica status solidi (b) - Wiley Online Library
![n-channel MOSFET with SiGe STS and Si:C S/D. Lattice interaction in the... | Download Scientific Diagram n-channel MOSFET with SiGe STS and Si:C S/D. Lattice interaction in the... | Download Scientific Diagram](https://www.researchgate.net/publication/3075847/figure/fig1/AS:349325864521740@1460297184759/n-channel-MOSFET-with-SiGe-STS-and-SiC-S-D-Lattice-interaction-in-the-dashed-box-is.png)
n-channel MOSFET with SiGe STS and Si:C S/D. Lattice interaction in the... | Download Scientific Diagram
![Coatings | Free Full-Text | Effect of Ge Concentration on the On-Current Boosting of Logic P-Type MOSFET with Sigma-Shaped Source/Drain Coatings | Free Full-Text | Effect of Ge Concentration on the On-Current Boosting of Logic P-Type MOSFET with Sigma-Shaped Source/Drain](https://www.mdpi.com/coatings/coatings-11-00654/article_deploy/html/images/coatings-11-00654-g001.png)
Coatings | Free Full-Text | Effect of Ge Concentration on the On-Current Boosting of Logic P-Type MOSFET with Sigma-Shaped Source/Drain
![Nanomaterials | Free Full-Text | 4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process Nanomaterials | Free Full-Text | 4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process](https://www.mdpi.com/nanomaterials/nanomaterials-12-00889/article_deploy/html/images/nanomaterials-12-00889-g001.png)
Nanomaterials | Free Full-Text | 4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process
Process flow for the SiGe-channel ultra-thin body solid-phase epitaxy... | Download Scientific Diagram
![Impact of high mobility III‐V compound material of a short channel thin‐film SiGe double gate junctionless MOSFET as a source - Rout - 2020 - Engineering Reports - Wiley Online Library Impact of high mobility III‐V compound material of a short channel thin‐film SiGe double gate junctionless MOSFET as a source - Rout - 2020 - Engineering Reports - Wiley Online Library](https://onlinelibrary.wiley.com/cms/asset/1c523e89-7ace-43d7-b63b-665dcafc6b73/eng212086-fig-0002-m.jpg)
Impact of high mobility III‐V compound material of a short channel thin‐film SiGe double gate junctionless MOSFET as a source - Rout - 2020 - Engineering Reports - Wiley Online Library
![Figure 1 from Design and Fabrication of MOSFETs with a Reverse Embedded SiGe (Rev. e-SiGe) Structure | Semantic Scholar Figure 1 from Design and Fabrication of MOSFETs with a Reverse Embedded SiGe (Rev. e-SiGe) Structure | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/26ffa21650c5acac6117f4df0473c10948305ee2/1-Figure1-1.png)
Figure 1 from Design and Fabrication of MOSFETs with a Reverse Embedded SiGe (Rev. e-SiGe) Structure | Semantic Scholar
![Analytical model of drain current of Si/SiGe heterostructure p-channel MOSFETs for circuit simulation - IIT Madras Analytical model of drain current of Si/SiGe heterostructure p-channel MOSFETs for circuit simulation - IIT Madras](https://d1cuzdyp9a79ia.cloudfront.net/analytical-model-of-drain-current-of-sisige-heterostructure/figures-tables/fig-1-cross-sectional-view-of-an-si-sige-si-p-channel-mosfet.png)
Analytical model of drain current of Si/SiGe heterostructure p-channel MOSFETs for circuit simulation - IIT Madras
![Electronics | Free Full-Text | Electrostatic Discharge Characteristics of SiGe Source/Drain PNN Tunnel FET Electronics | Free Full-Text | Electrostatic Discharge Characteristics of SiGe Source/Drain PNN Tunnel FET](https://www.mdpi.com/electronics/electronics-10-00454/article_deploy/html/images/electronics-10-00454-g002.png)
Electronics | Free Full-Text | Electrostatic Discharge Characteristics of SiGe Source/Drain PNN Tunnel FET
![Silicon–germanium (SiGe)-based field effect transistors (FET) and complementary metal oxide semiconductor (CMOS) technologies - ScienceDirect Silicon–germanium (SiGe)-based field effect transistors (FET) and complementary metal oxide semiconductor (CMOS) technologies - ScienceDirect](https://ars.els-cdn.com/content/image/3-s2.0-B9781845696894500195-f19-04-9781845696894.gif)
Silicon–germanium (SiGe)-based field effect transistors (FET) and complementary metal oxide semiconductor (CMOS) technologies - ScienceDirect
![Strained ${\rm n}$-MOSFET With Embedded Source/Drain Stressors and Strain-Transfer Structure (STS) for Enhanced Transistor Performance | Semantic Scholar Strained ${\rm n}$-MOSFET With Embedded Source/Drain Stressors and Strain-Transfer Structure (STS) for Enhanced Transistor Performance | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/78128399bb337735e1fa1b066b0a55de58a0fb92/4-Figure4-1.png)